Redesigned Eyeriss with Pipeline Implementation

Summary

Verilog, Chisel3, Quarus II

• 在原有架构基础上引⼊ PE 内部 Pipeline 和并⾏乘加模块