A Vector Systolic Accelerator for Multi-Precision Floating-Point High-Performance ComputingK. Li, J. Zhou, B. Li, S. Yang, S. Huang and H. YuTCAS-IIPAPER
A Precision-Scalable Energy-Efficient Bit-Split-and-Combination Vector Systolic Accelerator for NAS-Optimized DNNs on EdgeK. Li, J. Zhou, Y. Wang, J. Luo, Z. Yang, S. Yang, W. Mao, M. Huang and H. YuDesign, Automation and Test in Europe Conference (DATE)PAPER / SILDES / VIDEO / SHORT
An Energy-Efficient Bit-Split-and-Combination Systolic Accelerator for NAS-Based Multi-Precision Convolution Neural NetworksL. Dai, Q. Cheng, Y. Wang, G. Huang, J. Zhou, K. Li, W. Mao and H. YuDesign Automation Conference in Asia and South Pacific Region (ASP-DAC)PAPER / SILDES / VIDEO
A Fast Method for Steady-State Memristor Crossbar Array Circuit SimulationR. Xie, M. Song, J. Zhou, J. Mei and Q. ChenIEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)PAPER / SILDES / VIDEO